INTRODUCTION
Reliable ultra wideband radio requires 4 bits of resolution and in the order of few a Giga samples/sec (GSPS) [I] . State of-the-art disk-drive read channels and high speed Ethernet signals use partial-response signaling, which requires 6 bits at conversion rates of I GHz and beyond [2] . The converters used in these applications have to combine the stringent speed specifications with the demand for low power consumption.
Flash architectures are often chosen because they offer the highest speed. However, this architecture is very power hungry as the power depends exponentially on the resolution since the comparators are often the largest contributors to the overall power consumption. There are several ways to reduce the power at the same speed and accuracy. Although technology scaling can lower the power, device mismatch will be increased thus posing greater design challenges for 978-1-4673-1148-9/12/$31.00©2012IEEE 228 distortion and spurious tones [3] . Also in a folding architecture, high folding factor results in reduced power consumption, but on the contrary, it lowers the maximum input signal frequency of the A/D converter [4] . In [5] , [6] and [7] comparators with built-in reference levels have been used to estimate the comparator thresholds in order to omit the static power of the conventional reference ladder. However, the ADC performance is degraded due to the device mismatches. This paper presents a new technique to lower the power dissipation in Flash ADCs.
The organization of the paper is as follows; Section II describes the ADC architecture. The proposed comparator circuit in which the kickback noise is reduced is presented in part A. Besides, the proposed power reduction technique is introduced in part B. The digital decoder that is used in this design is briefly presented in part C. Finally, analyzing the simulation results is presented in the concluding section of the paper.
II.
ADC ARCHITECTURE 
Proposed dynamic comparator and power reduction technique
The proposed dynamic comparator is shown in Fig This architecture also takes advantage of isolating the inputs from latch, which results in much less kickback noise compared to other comparator architectures such as conventional double-tail and conventional comparator. Fig. 4 compares the kickback noise voltage at the input of the conventional and proposed comparator that is shown in Fig. 3 .
Simulations are done under the same conditions with the same transistor size. Fig. 4 depicts that the kickback noise voltage in the modified structure has reduced from 20 mV to 6 mY. B.
Digital Decoder
Speed and error handling capability are the two main design issues of any Flash ADC encoder. Voltage offsets in the comparators result in bubble errors in the thermometer code.
These errors can cause serious degradation in the linearity and the signal-to-noise-and-distortion ratio (SNDR) of the ADC. the degradation in the accuracy of the Gray code is gradual as more bubbles appear in the thermometer code [8] . But to further improve the performance of the encoder, the OR gates are replaced with NAND and NOR gates using DeMorgan's theorem for the reason that the inverting logic gates have lower propagation delay compared to non-inverting logic gates [8] .
Ill.
SIMULATION RESULTS AND CONCLUSIONS
In this paper, a 6-bit IGS/s flash ADC is presented. A technique is used to turn off the preamplifier of those comparators for which the output voltages have been decided. Table I . Also, Table II Sim.
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